Verilog - First Signal

4 December 2023·17 words

Study FPGA

Author

icysamon

I really love making things by hand and turning my ideas into reality.

Table of Contents

Code
#

`timescale 1ns / 100ps

module tb1;
    logic signal;

    initial
        signal = 1;

endmodule