Skip to main content

Verilog - Bitwise Operators and Logical Operators

·21 words
icysamon
Author
icysamon
I really love making things by hand and turning my ideas into reality.

Circuit Diagram
#

Bitwise Operators
#

assign out_or_bitwise = a | b;

Logical Operators
#

assign out_or_logical = a || b;