1
 2
 3
 4
 5
 6
 7
 8
 9
10
11

module top_module (
    input wire [2:0] vec,
    output wire [2:0] outv,
    output wire o2,
    output wire o1,
    output wire o0 ); // Module body starts after module declaration 
    
    assign outv = vec;
    assign {o2, o1, o0} = vec; 
    
endmodule