1
 2
 3
 4
 5
 6
 7
 8
 9
10

`default_nettype none // Disable implicit nets. Reduces some types of bugs.
module top_module(
    input wire [15:0] in,
    output wire [7:0] out_hi,
    output wire [7:0] out_lo );

    assign out_hi = in[15:8];
    assign out_lo = in;

endmodule